Study of the evolution of Cu-Cu bonding interface imperfection under direct current stressing for three dimensional integrated circuits

Riko I. Made*, Lan Peng Lan, Hong Yu Li, Chee Lip Gan, Chuan Seng Tan

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

While the ultimate goal of Cu interconnection in 3D-IC is to have Cu as both the glue layer and interconnection line, there has been numerous demonstration of Cu-Cu bonding that shows the bonding interface is not always perfect. This work investigates the evolution of Cu-Cu bond interface under prolonged current stress by combining electrical current stressing and bond interface cross-sectional analysis. Voids at the bond interface were observed to be driven by electromigration to the adjoining interconnect line, leading to early failures of the line. This may have significant impact on the future of 3D-IC technology that utilizes Cu-Cu bonding, and it may be mitigated by inserting a barrier layer in between the bond interface and the interconnect line.

Original languageEnglish
Title of host publication2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011
DOIs
Publication statusPublished - 2011
Externally publishedYes
Event2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011 - Dresden, Germany
Duration: May 8 2011May 12 2011

Publication series

Name2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011

Conference

Conference2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011
Country/TerritoryGermany
CityDresden
Period5/8/115/12/11

ASJC Scopus Subject Areas

  • Materials Chemistry
  • Metals and Alloys

Fingerprint

Dive into the research topics of 'Study of the evolution of Cu-Cu bonding interface imperfection under direct current stressing for three dimensional integrated circuits'. Together they form a unique fingerprint.

Cite this